The integrated circuit proposed io this paper is dedicated to the neural stimulation of motor muscles for parnplegic people. For this kind of application, the constraints in terms of safety and performances nre stringent. Io practice our ASIC (Application Specific Integrated Circuit) allows us to deliver precise calibrated stimulation pulses to specific multi-polar electrode together With a very safety running cycle. In particular, the DAC has been thought to be fuUy monotonic and the output stage to ensure a passive and secure discharge of the snfely capacitor. Also some tricky features have been added in order to improve the classical charge pump that generates on-chip high voltage.
I. INTRODUCTION
For a person with an injured spinal cord, the direct control of lower limbs by brain is lost but most of muscles and nerves below the injury remain intact. Two solutions exist to restore muscle control. The fmt one consists in "rebuifding" the marrow around the injured site. At the time, this technique is promising but not mature enough. The second solution is based on F~n c t i o~l Electric Stimulation (FES) that consists in electrically activating multiple muscles in coordinated sequences. Two The present paper reports on a new implantable stimulator working in the context of neural internal FES. This ASIC i s designed to deliver calibrated current pulses (waveform, amplitude, duration) to a multi-polar electrode directly implanted on the nerve conbolting a motor muscle. Apart h m the present introduction, ihe paper is organized into three main parts. Section 2 gives the circuit specifications derived from the global DEMAR project of which the present work is a part. The stimulation cycle is f'ully described and a model is given for the nerve-electrode interface. Section 3 is devoted to the complete description of the circuit. Emphasis i s given on the original features we have developed in designing this circuit, namely (i) a fully monotonic &bits DAC, (ii) an improved DC-DC converter, (iii) an original output stage able to deliver multi-valued current and ensure safe discharge phase for stimulation cycles. Finally in the last section, we give some experimental results to evaluate the performances of the stimulator.
2,

STIMULATOR SPECIFICATIONS
The design of the stimulator is part of a larger project, namely the DEMAR project (Artificial Movement and Deambulation) [5] . DEMAR a h to allow paraplegic patient to recover some mobility. The stimulator corresponds to the electrical part of this project and this section plans to describe its specifications. Figure 1 shows the waveform of a classical stimulation cycle. For safety reasons, this pulse has to be a biphasic current pulse with a null mean value. Indeed, during the stimulation some charges are stored around the nerve and, to avoid any electrolytic effect, it is mandatory to draw out these extra charges. The stimulation phase is thus followed by a discharge phase w i t h amplitude sufficiently low to not be perceived as a new nerve excitation.
Stimulation Current
. The following section describes the design of this stimulator.
3.
STIMULATOR DESIGN
The circuit architecture is described figure 3. It includes a digital part (not describ+ in this paper), a high voltage source realized with an improved Dickson charge pump, a strictly monotonous Digital-to-Analog Converter and an output stage able to drive the multi-polar electrode. 
Digital-to-Analog Converter
We have developed a current output &bit DAC. For our application, the Differential-Non-Linearity (DNL) i s a very critical parameter. Indeed, 1 or 2 LSB cutrent variation might induce a too strong muscle stimulation effect. Another critical parameter is the monotonicity. Indeed, this DAC will be used in a feedback loop that imposes it to be strictly monotonic. Although it is formally possible to design strictly monotonic weighted sources DAC at the price o f a very careful analogue design, we chosen to develop a new fuuy monotonic DAC based on the partially monotonic Miki structure [SI,
In the DAC architecture (figure 4), the thermometer decoders ensure that whenever the digital code increases, d t y current sources are added to the set of current sources providing the output current without removing any of the previous ones. Provided that the output current of each unity current source is strictly positive, the converter is strictly monotonic.
Column t h e m e t e r decoder I a) b) Figure 4 . Fully monotonic DAC Moreover, to obtain good figures for DNL we need very accurate unity current sources. Figure 4b shows the schematic of the unity current source we propose.
In this structure, M3 and M4 implement current switches that avoid the current mirror @1, M2) to be saturated when the source is unused. Furthermore, the loads of each branch are balanced in order to keep a constant potential on the sources of M3-M4 before and after the switching, thus optimizing it. In addition, in order to reduce the power consumption, the DAC is designed to generate a current that is smalIer than the stimulation one. The fmal stimulation current will be obtained via the output stage that will mirror and amphfy the DAC output cutrent.
High voltage generator
As we have seen in the section 2.2, we need a 15V on-chip voltage to generate the maximum stimulation current. Because our circuit is designed for a 3V supply voltage, we need to integrate a DC-DC converter to generate this high voltage. Classically, we can consider two kinds of converters: inductive storage or capacitive storage converters. In spite of its good perfmances the inductor-based converter was discarded because the difficulty to integrate coils in a circuit. In practice, the power available at the output of a DC-DC capacitor-based converter grows w i t h both S 1.7.W-6 
Output stage
The output stage implements three functionalities: First, its main role consists in mirroring and amplifying the output current of the DAC.
Second, the output stage must share out the b stirnulation current between cathodes in order to activate different park of the nerve. In practice, we designed this output stage in such a way that each cathode can be fed by individual current taken among the followkg set of values { I , , ; 3u4; 2u3; Id2; u3; w4; 0). To implement these current ratios, the output transistor is spIit into 4 groups of 12 elementary transistors, each group being associated to one cathode as shown figure 6. The logic control (around 200 gates) has been designed in such a way that exactly 12
transistors are conducting at the same time, thus aIiowing us to obtain the 33 possible cod3gurations.
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Figure 6. Output stage current e r Third, this output stage has to implement the discharge phase of the stimulation cycIe corresponding to the discharge of the safety capacitor Cdt. To limit this discharge current to 10% of the max stimulation current, we should have to connect a large enough resistive load between each cathode and the common anode, i n our case R>SkR. However, with such large resistances, the discharge time would exceed the minimum stimulation cycle (5.~5.R.Cd220ms). To prevent this drawback we implemented a design in which we have the opportunity to sequentially add smaller and smaller resistances in paranel. This allows us to progressively lower the time constant while preserving the maximum discharge current &,/lo) at each step. The figure 7 shows a 3-step discharge phase.
Stimulation Discharge
Figure 7. Three-step discharge phase 4. Figure 8 shows a die photomicrograph where we can distinguish: the charge pump in the lower left comer that occupies very few space on the fml layout because capacitors are externals, the two instances of the DAC and the two instances of the output stage. On the latter, we can point: (1) the logic decoder driving the output transistors; (2) the four blocks of output transistors; (3) the resistors and transistors of the discharge block; (4) the high voltage multiplexer that allows selecting the 
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